Delta–Sigma Cellular Automata for Analog VLSI Random Vector Generation

نویسنده

  • Gert Cauwenberghs
چکیده

We present a class of analog cellular automata for parallel analog random vector generation, including theory on the randomness properties, scalable parallel very large scale integration (VLSI) architectures, and experimental results from an analog VLSI prototype with 64 channels. Linear congruential coupling between cells produces parallel channels of uniformly distributed random analog values, with statistics that are uncorrelated both across channels and over time. The cell for each random channel essentially implements a switched-capacitor delta–sigma modulator, and measures 100 m 120 m in 2 m CMOS technology. The 64 cells are connected as a MASH cascade in a chain or ring topology on a two-dimensional (2-D) grid, and can be rearranged for use in various VLSI applications that require a parallel supply of random analog vectors, such as analog encryption and secure communications, analog builtin self-test, stochastic neural networks, and simulated annealing optimization and learning.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Vlsi Delta-sigma Cellular Neural Network for Analog Random Vector Generation

We present a cellular neural network architecture for parallel analog random vector generation, including experimental results from an analog VLSI prototype with 64 channels. Nearest-neighbor coupling between cells produces parallel channels of uniformly distributed random analog values, with statistics that are truly uncorrelated across channels and over time. The cell for each random channel ...

متن کامل

Massively Parallel Mixed-Signal VLSI Kernel Machines

Recently it has been shown that a simple learning paradigm, the support vector machine (SVM), outperforms some of the most elaborately tuned expert systems and neural networks in object recognition tasks. In run-time, the SVM operates by computing a kernelbased distance between the object’s vector at the input and a set of support vectors selected from the training set, and weighting the result...

متن کامل

Hardware-Efficient Delta Sigma-Based Digital Signal Processing Circuits for the Internet-of-Things

This paper presents hardware-efficient Delta Sigma linear processing circuits for the next generation low-power VLSI devices in the Internet-of-things (IoT). We first propose the P-N (positive-negative) pair method to manipulate both the analog value and length of a first-order Delta Sigma bit sequence. We then present a binary counter method. Based on these methods, we develop Delta Sigma doma...

متن کامل

First Order Sigma Delta Modulator Design using Floating Gate Folded Cascode Operational Amplifier

Power consumption is the major issue in VLSI design. In this paper an efficient low power first order sigma delta modulator is designed for oversampled ADC using floating gate folded cascode operational amplifier, in 0.35 μm Technology. Floating gate MOSFET have low power Dissipation hence it is an attractive solution in design of data converters, low voltage op -amp with rail-to-rail input and...

متن کامل

Design and VLSI Implementation of an Adaptive Delta-Sigma Modulator

The quality and stability of noise shaping is a concern in the design of higher-order delta-sigma modulators for high-resolution, high-speed oversampled analog-to-digital conversion. We reformulate noise-shaping modulation alternatively as a nonlinear optimal control problem, where the objective is to find the binary modulation sequence that minimizes signal swing in a cascade of integrators op...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999